This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [PATCH][GCC][AArch64] Add SIMD to REG pattern for movhf without armv8.2-a support (PR85769)
- From: Christophe Lyon <christophe dot lyon at linaro dot org>
- To: James Greenhalgh <james dot greenhalgh at arm dot com>
- Cc: Tamar Christina <Tamar dot Christina at arm dot com>, Kyrill Tkachov <kyrylo dot tkachov at foss dot arm dot com>, gcc Patches <gcc-patches at gcc dot gnu dot org>, nd <nd at arm dot com>, Richard Earnshaw <Richard dot Earnshaw at arm dot com>, Marcus Shawcroft <Marcus dot Shawcroft at arm dot com>
- Date: Thu, 28 Jun 2018 15:41:29 +0200
- Subject: Re: [PATCH][GCC][AArch64] Add SIMD to REG pattern for movhf without armv8.2-a support (PR85769)
- References: <20180619140753.GA28371@arm.com> <5B292585.90504@foss.arm.com> <20180620101536.GA10111@arm.com> <20180626215315.GA25404@arm.com>
On Tue, 26 Jun 2018 at 23:53, James Greenhalgh <james.greenhalgh@arm.com> wrote:
>
> On Wed, Jun 20, 2018 at 05:15:37AM -0500, Tamar Christina wrote:
> > Hi Kyrill,
> >
> > Many thanks for the review!
> >
> > The 06/19/2018 16:47, Kyrill Tkachov wrote:
> > > Hi Tamar,
> > >
> > > On 19/06/18 15:07, Tamar Christina wrote:
> > > > Hi All,
> > > >
> > > > This fixes a regression where we don't have an instruction for pre Armv8.2-a
> > > > to do a move of an fp16 value from a GP reg to a SIMD reg.
> > > >
> > > > This patch adds that pattern to movhf_aarch64 using a dup and only selectes it
> > > > using a very low priority.
> > > >
> > > > This fixes an ICE at -O0.
> > > >
> > > > Regtested on aarch64-none-elf and no issues.
> > > > Bootstrapped on aarch64-none-linux-gnu and no issues.
> > > >
> > > > Ok for master?
>
> OK,
>
Hi,
I've noticed that the new test fails:
FAIL: gcc.target/aarch64/f16_mov_immediate_3.c scan-assembler-times
dup\\tv[0-9]+.4h, w[0-9]+ 1
It might be a matter of old binutils not supporting v8.2, and maybe
your test should use an effective target to check that?
Thanks,
Christophe
> Thanks,
> James
>
> > > >
> > > > gcc/
> > > > 2018-06-19 Tamar Christina <tamar.christina@arm.com>
> > > >
> > > > PR target/85769
> > > > * config/aarch64/aarch64.md (*movhf_aarch64): Add dup v0.4h pattern.
> > > >
> > > > gcc/testsuite/
> > > > 2018-06-19 Tamar Christina <tamar.christina@arm.com>
> > > >
> > > > PR target/85769
> > > > * gcc.target/aarch64/f16_mov_immediate_3.c: New.
> > > > Thanks,
> > > > Tamar
> > > >
> > > > --
> >