This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
[Committed] S/390: Fix mode in vector merge pattern.
- From: Andreas Krebbel <krebbel at linux dot vnet dot ibm dot com>
- To: gcc-patches at gcc dot gnu dot org
- Date: Wed, 4 Oct 2017 18:44:05 +0200
- Subject: [Committed] S/390: Fix mode in vector merge pattern.
- Authentication-results: sourceware.org; auth=none
vec_unpacks_hi_v4sf/vec_unpacks_lo_v4sf expand vec_mergeh and vec_mergel
patterns also for z13 with V4SF modes so the patterns should better
accept this. Fixed by changing the mode iterator to V_128_NOSINGLE
which accepts V4SF unconditionally.
Committed to mainline.
gcc/ChangeLog:
2017-10-04 Andreas Krebbel <krebbel@linux.vnet.ibm.com>
* config/s390/vx-builtins.md ("vec_mergeh<mode>")
("vec_mergel<mode>"): Change mode iterator to V_128_NOSINGLE.
---
gcc/config/s390/vx-builtins.md | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/gcc/config/s390/vx-builtins.md b/gcc/config/s390/vx-builtins.md
index 7fb176c..1149355 100644
--- a/gcc/config/s390/vx-builtins.md
+++ b/gcc/config/s390/vx-builtins.md
@@ -211,9 +211,9 @@
; (vec_select op0) (vec_select op1)
; vmrhb, vmrhh, vmrhf, vmrhg
(define_insn "vec_mergeh<mode>"
- [(set (match_operand:VEC_HW 0 "register_operand" "=v")
- (unspec:VEC_HW [(match_operand:VEC_HW 1 "register_operand" "v")
- (match_operand:VEC_HW 2 "register_operand" "v")]
+ [(set (match_operand:V_128_NOSINGLE 0 "register_operand" "=v")
+ (unspec:V_128_NOSINGLE [(match_operand:V_128_NOSINGLE 1 "register_operand" "v")
+ (match_operand:V_128_NOSINGLE 2 "register_operand" "v")]
UNSPEC_VEC_MERGEH))]
"TARGET_VX"
"vmrh<bhfgq>\t%v0,%1,%2"
@@ -221,9 +221,9 @@
; vmrlb, vmrlh, vmrlf, vmrlg
(define_insn "vec_mergel<mode>"
- [(set (match_operand:VEC_HW 0 "register_operand" "=v")
- (unspec:VEC_HW [(match_operand:VEC_HW 1 "register_operand" "v")
- (match_operand:VEC_HW 2 "register_operand" "v")]
+ [(set (match_operand:V_128_NOSINGLE 0 "register_operand" "=v")
+ (unspec:V_128_NOSINGLE [(match_operand:V_128_NOSINGLE 1 "register_operand" "v")
+ (match_operand:V_128_NOSINGLE 2 "register_operand" "v")]
UNSPEC_VEC_MERGEL))]
"TARGET_VX"
"vmrl<bhfgq>\t%v0,%1,%2"
--
2.9.1