This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [PATCH, ARM/AArch64] drop aarch32 support for falkor/qdf24xx
- From: Jim Wilson <jim dot wilson at linaro dot org>
- To: James Greenhalgh <james dot greenhalgh at arm dot com>
- Cc: "Richard Earnshaw (lists)" <Richard dot Earnshaw at arm dot com>, "gcc-patches at gcc dot gnu dot org" <gcc-patches at gcc dot gnu dot org>, nd <nd at arm dot com>
- Date: Fri, 23 Jun 2017 14:46:10 -0700
- Subject: Re: [PATCH, ARM/AArch64] drop aarch32 support for falkor/qdf24xx
- Authentication-results: sourceware.org; auth=none
- References: <CABXYE2VG6iYFgRKxVQcFjoJEeSWUnyP+Vgq-P=NR67u+wStE=g@mail.gmail.com> <6ebb24ef-0912-cf5f-74a4-b4acd372dbf4@arm.com> <CABXYE2XMkTimK2vdZupJ6wOZNkG5m9z=P2aF7fM0jtZFspgz-A@mail.gmail.com> <a569aa5f-121b-7ea0-401d-79da1f34292b@arm.com> <CABXYE2UNTU44gX1cvej0QEmAusyHCgTPzRgYe11jX4SQ7jEN3A@mail.gmail.com> <8a59f4fc-5450-ff42-aabd-bb32da42cd89@arm.com> <a7897e0b-3ceb-c1a3-081c-215fc73643bf@arm.com> <CABXYE2WrqwzT4=J+BjAvbAGZwzKG83KMZ96uU1ycq6Lx6uFfHQ@mail.gmail.com> <20170612104000.GA38916@arm.com>
On Mon, Jun 12, 2017 at 3:40 AM, James Greenhalgh
<james.greenhalgh@arm.com> wrote:
> In both the original patch, and the backport, you're modifying the
> AArch64 options here. I'd expect the edits to be to the AArch32 options
> (these start somewhere around line 15,000).
Yes, I screwed this up. Richard Earnshaw already fixed the ARM Option
list in one of his -mcpu patches. I checked in a fix for the AArch64
Option list under the obvious rule. Tested with a make doc, and using
info to look at the docs to make sure that they are right.
I will fix the gcc-7 backport before I check it in.
Jim
gcc/
* doc/invoke.texi (AArch64 Options, -mtune): Re-add falkor and
qdf24xx.
Index: doc/invoke.texi
===================================================================
--- doc/invoke.texi (revision 249611)
+++ doc/invoke.texi (working copy)
@@ -14079,7 +14079,8 @@ Specify the name of the target processor for which
performance of the code. Permissible values for this option are:
@samp{generic}, @samp{cortex-a35}, @samp{cortex-a53}, @samp{cortex-a55},
@samp{cortex-a57}, @samp{cortex-a72}, @samp{cortex-a73}, @samp{cortex-a75},
-@samp{exynos-m1}, @samp{xgene1}, @samp{vulcan}, @samp{thunderx},
+@samp{exynos-m1}, @samp{falkor}, @samp{qdf24xx},
+@samp{xgene1}, @samp{vulcan}, @samp{thunderx},
@samp{thunderxt88}, @samp{thunderxt88p1}, @samp{thunderxt81},
@samp{thunderxt83}, @samp{thunderx2t99}, @samp{cortex-a57.cortex-a53},
@samp{cortex-a72.cortex-a53}, @samp{cortex-a73.cortex-a35},