This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH] Add support for MIPS r3 and r5


Andrew Bennett <Andrew.Bennett@imgtec.com> writes:
>> > @@ -141,7 +151,8 @@ along with GCC; see the file COPYING3.  If not see
>> >    "%{EL:-m elf32lmip} \
>> >     %{EB:-m elf32bmip} \
>> >     %(endian_spec) \
>> > -   %{G*} %{mips1} %{mips2} %{mips3} %{mips4} %{mips32} %{mips32r2}
>> %{mips64} \
>> > +   %{G*} %{mips1} %{mips2} %{mips3} %{mips4} %{mips32} %{mips32r2}
>> \
>> > +   %{mips32r3} %{mips32r5} %{mips64} \
>> >     %(netbsd_link_spec)"
>> >
>> >  #define NETBSD_ENTRY_POINT "__start"
>> 
>> Not sure the omission of mips64r2 was deliberate here, or in vxworks.h.
>
> Yes it was deliberate: mips64r2 was already missing from the original ASM_SPEC 
> in vxworks.h and the LINK_SPEC in netbsfd.h.  

Right, but that's what I was saying didn't look deliberate.  I expect
it was just missed when mips64r2 was added.

Thanks,
Richard


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]