This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [AArch64/ARM 1/3] Add execution + assembler tests of AArch64 TRN Intrinsics

From: Marcus Shawcroft <marcus dot shawcroft at gmail dot com>
To: Alan Lawrence <alan dot lawrence at arm dot com>
Cc: "gcc-patches at gcc dot gnu dot org" <gcc-patches at gcc dot gnu dot org>
Date: Thu, 24 Apr 2014 09:01:46 +0100
Subject: Re: [AArch64/ARM 1/3] Add execution + assembler tests of AArch64 TRN Intrinsics
Authentication-results: sourceware.org; auth=none
References: <533594A3 dot 8070207 at arm dot com> <533595DD dot 3000301 at arm dot com>

On 28 March 2014 15:31, Alan Lawrence <alan.lawrence@arm.com> wrote:
> This adds DejaGNU tests of the existing AArch64 vuzp_* intrinsics, both
> checking
> the assembler output and the runtime results. Test bodies are in separate
> files
> ready to reuse for ARM in the third patch.
>
> Putting these in a new subdirectory with the ZIP Intrinsics tests, using
> simd.exp added there (will commit ZIP tests first).
>
> All tests passing on aarch64-none-elf and aarch64_be-none-elf.
>
> testsuite/ChangeLog:
> 2012-03-28  Alan Lawrence  <alan.lawrence@arm.com>
>
>         * gcc.target/aarch64/simd/vtrnf32_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnf32.x: New file.
>         * gcc.target/aarch64/simd/vtrnp16_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnp16.x: New file.
>         * gcc.target/aarch64/simd/vtrnp8_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnp8.x: New file.
>         * gcc.target/aarch64/simd/vtrnqf32_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqf32.x: New file.
>         * gcc.target/aarch64/simd/vtrnqp16_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqp16.x: New file.
>         * gcc.target/aarch64/simd/vtrnqp8_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqp8.x: New file.
>         * gcc.target/aarch64/simd/vtrnqs16_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqs16.x: New file.
>         * gcc.target/aarch64/simd/vtrnqs32_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqs32.x: New file.
>         * gcc.target/aarch64/simd/vtrnqs8_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqs8.x: New file.
>         * gcc.target/aarch64/simd/vtrnqu16_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqu16.x: New file.
>         * gcc.target/aarch64/simd/vtrnqu32_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqu32.x: New file.
>         * gcc.target/aarch64/simd/vtrnqu8_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnqu8.x: New file.
>         * gcc.target/aarch64/simd/vtrns16_1.c: New file.
>         * gcc.target/aarch64/simd/vtrns16.x: New file.
>         * gcc.target/aarch64/simd/vtrns32_1.c: New file.
>         * gcc.target/aarch64/simd/vtrns32.x: New file.
>         * gcc.target/aarch64/simd/vtrns8_1.c: New file.
>         * gcc.target/aarch64/simd/vtrns8.x: New file.
>         * gcc.target/aarch64/simd/vtrnu16_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnu16.x: New file.
>         * gcc.target/aarch64/simd/vtrnu32_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnu32.x: New file.
>         * gcc.target/aarch64/simd/vtrnu8_1.c: New file.
>         * gcc.target/aarch64/simd/vtrnu8.x: New file.

OK /Marcus

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]