This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
On 11/04/13 14:33, James Greenhalgh wrote:
-----Original Message----- From: Zhenqiang Chen [mailto:zhenqiang.chen@linaro.org] Sent: 11 April 2013 02:33 To: Marcus Shawcroft Cc: James Greenhalgh; gcc-patches@gcc.gnu.org; Marcus Shawcroft; pinskia@gmail.com; Richard Earnshaw Subject: Re: [PATCH, AARCH64] Fix unrecognizable insn issue On 10 April 2013 18:48, Marcus Shawcroft <marcus.shawcroft@gmail.com> wrote:Zhenqiang, Does Jame's patch fix your test case?Thank you all. The patch fixes my test case.I'm pleased to hear it. Marcus/Richard, I've committed the attached as r197741. Could you OK a backport to the 4.8 release branch? (The backport is clean, and regresses without issue on aarch64-none-elf). I'll also put it on arm/aarch64-4.7-branch.
OK. R.
Thanks, James Greenhalgh --- gcc/ 2013-04-11 James Greenhalgh <james.greenhalgh@arm.com> * config/aarch64/aarch64-simd.md (aarch64_vcond_internal): Fix floating-point vector comparisons against 0. gcc/testsuite/ 2013-04-11 James Greenhalgh <james.greenhalgh@arm.com> * gcc.target/aarch64/vect-fcm.x: Add check for zero forms of inverse operands. * gcc.target/aarch64/vect-fcm-eq-d.c: Check that new zero form loop is vectorized. * gcc.target/aarch64/vect-fcm-eq-f.c: Likewise. * gcc.target/aarch64/vect-fcm-ge-d.c: Check that new zero form loop is vectorized and that the correct instruction is generated. * gcc.target/aarch64/vect-fcm-ge-f.c: Likewise. * gcc.target/aarch64/vect-fcm-gt-d.c: Likewise. * gcc.target/aarch64/vect-fcm-gt-f.c: Likewise.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |