This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
| Other format: | [Raw text] | |
On 03/08/12 19:10, Richard Henderson wrote: > On 2012-08-02 09:24, Richard Earnshaw wrote: >> + /* Extz only supports SImode, but we can coerce the operands >> + into that mode. */ >> + emit_constant_insn (cond, >> + gen_extzv_t2 (gen_lowpart (mode, target), >> + gen_lowpart (mode, source), >> + GEN_INT (i), const0_rtx)); > > Didn't you mean gen_lowpart (SImode, ...) ? > > > r~ > Urm, yes. Well spotted. Fixed thusly: 2012-08-04 Richard Earnshaw <rearnsha@arm.com> * arm.c (arm_gen_constant): Use SImode when preparing operands for gen_extzv_t2.
Attachment:
bfield2.patch
Description: Text document
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |