This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [PATCH, MIPS] DSP ALU scheduling
- From: Richard Sandiford <rdsandiford at googlemail dot com>
- To: Sandra Loosemore <sandra at codesourcery dot com>
- Cc: <gcc-patches at gcc dot gnu dot org>
- Date: Sat, 04 Aug 2012 14:55:41 +0100
- Subject: Re: [PATCH, MIPS] DSP ALU scheduling
- References: <501B0483.6050404@codesourcery.com>
Sandra Loosemore <sandra@codesourcery.com> writes:
> This is another patch that has been present in our local source base for some
> years now. It originally came from MIPS; I've verified that we have legal
> permission to contribute it to the FSF.
>
> The 74k.md parts of this patch depend on the not-yet-reviewed "74k madd scheduler
> tweaks" patch I posted the other day:
>
> http://gcc.gnu.org/ml/gcc-patches/2012-08/msg00062.html
>
> Assuming that one gets approved, is this patch OK for mainline?
OK with:
> +/* DSP ALU can bypass data with no delays for the following pairs. */
> +enum insn_code dspalu_bypass_table[][2] =
> +{
> + {CODE_FOR_mips_addsc, CODE_FOR_mips_addwc},
> + {CODE_FOR_mips_cmpu_eq_qb, CODE_FOR_mips_pick_qb},
> + {CODE_FOR_mips_cmpu_lt_qb, CODE_FOR_mips_pick_qb},
> + {CODE_FOR_mips_cmpu_le_qb, CODE_FOR_mips_pick_qb},
> + {CODE_FOR_mips_cmp_eq_ph, CODE_FOR_mips_pick_ph},
> + {CODE_FOR_mips_cmp_lt_ph, CODE_FOR_mips_pick_ph},
> + {CODE_FOR_mips_cmp_le_ph, CODE_FOR_mips_pick_ph},
> + {CODE_FOR_mips_wrdsp, CODE_FOR_mips_insv}
> +};
> +
> +int
> +mips_dspalu_bypass_p (rtx out_insn, rtx in_insn)
> +{
> + int i;
> + int num_bypass = (sizeof (dspalu_bypass_table)
> + / (2 * sizeof (enum insn_code)));
this changed to ARRAY_SIZE (dspalu_bypass_table);
Richard