This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [PATCH][ARM] 64-bit shifts in NEON.
- From: Jakub Jelinek <jakub at redhat dot com>
- To: Andrew Stubbs <ams at codesourcery dot com>
- Cc: "gcc-patches at gcc dot gnu dot org" <gcc-patches at gcc dot gnu dot org>, "patches at linaro dot org" <patches at linaro dot org>
- Date: Mon, 6 Feb 2012 14:18:34 +0100
- Subject: Re: [PATCH][ARM] 64-bit shifts in NEON.
- References: <4F2FD216.6090507@codesourcery.com>
- Reply-to: Jakub Jelinek <jakub at redhat dot com>
On Mon, Feb 06, 2012 at 01:13:58PM +0000, Andrew Stubbs wrote:
> Anyway, is this patch OK?
Are you asking approval for 4.8, or 4.7? For the latter this doesn't
seem to be a regression bugfix that would be suitable for stage4.
> 2012-02-06 Andrew Stubbs <ams@codesourcery.com>
>
> gcc/
> * config/arm/arm.c (arm_print_operand): Add new 'E' format code.
> * config/arm/arm.h (enum reg_class): Add VFP_LO_REGS_EVEN.
> (REG_CLASS_NAMES, REG_CLASS_CONTENTS, IS_VFP_CLASS): Likewise.
> * config/arm/arm.md (ashldi3): Add TARGET_NEON case.
> (ashrdi3, lshrdi3): Likewise.
> * config/arm/constraints.md (T): New register constraint.
> (Pe, P1, Pf, Pg): New constraints.
> * config/arm/neon.md (signed_shift_di3_neon): New pattern.
> (unsigned_shift_di3_neon, ashldi3_neon): New patterns.
> (ashrdi3_neon_imm, ashrdi3_neon_reg): New patterns.
> (ashrdi3_neon, lshrdi3_neon_imm, ashrdi3_neon): New patterns.
> (lshrdi3_neon_imm, lshrdi3_neon_reg, lshrdi3_neon): New patterns.
> * config/arm/predicates.md (int_0_to_63): New predicate.
> (shift_amount_64): New predicate.
Jakub