This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH] [POWERPC] Fix PR44419

On Fri, 2010-06-04 at 16:56 -0500, Edmar Wienskoski-RA8797 wrote:
> If I don't split DD mode, i.e., use the patch you suggest above, I get 
> this ICE when I do a x86 cross build.
> You see that e500v2 uses soft float for DD mode.

Are you saying the e500v2 uses hard-float for DFmode but soft-float
for DDmode?  That doesn't make any sense.  Either you have FP registers
for both DFmode and DDmode values or you don't.  Hard-float for DDmode
doesn't mean you have to have DFP HW instructions.

Peter
Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]