This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Vector permutation support for x86


On Fri, Nov 27, 2009 at 3:45 PM, H.J. Lu <hjl.tools@gmail.com> wrote:
> On Wed, Nov 25, 2009 at 6:56 PM, Richard Henderson <rth@redhat.com> wrote:
>> The following implements the builtin_vec_perm hook so that the vectorizer
>> can do its SLP thing. ?As noted elsewhere, ISAs before SSSE3 cannot
>> arbitrarily permute, so this complicates things a bit. ?But even given
>> SSSE3, the arbitrary two-vector permute costs 3 insns, and so we would want
>> to do most of this work to find the 1 and 2 insn special cases.
>>
>> For the AMD folk: I tried to support the vpperm insn from the XOP ISA, but
>> there seems to be some disconnect between trunk binutils and trunk gcc wrt
>> vpperm. ?This can be seen in the failure of the new test "vperm-v4si-2x.c".
>> ?I'm looking at the XOP spec labeled "Pub No 43479, Rev 3.03, May 2009", and
>> what gcc is emitting looks ok. ?But I've already been bitten by an
>> out-of-date AVX spec during this adventure, so I'd appreciate some
>> double-check.
>>
>> Tested on an i7 machine (i.e. sse4.2).
>>
>
> This caused:
>
> http://gcc.gnu.org/bugzilla/show_bug.cgi?id=42193
>

This also caused:

http://gcc.gnu.org/bugzilla/show_bug.cgi?id=43771


-- 
H.J.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]