This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [PATCH, MIPS] Add seq Octeon instruction
- From: Adam Nemet <anemet at caviumnetworks dot com>
- To: Adam Nemet <anemet at caviumnetworks dot com>, gcc-patches at gcc dot gnu dot org, rdsandiford at googlemail dot com
- Date: Tue, 02 Sep 2008 14:56:40 -0700
- Subject: Re: [PATCH, MIPS] Add seq Octeon instruction
- References: <48B8AD98.60507@caviumnetworks.com> <87ljye7rw2.fsf@firetop.home> <48BDB578.208@caviumnetworks.com>
Adam Nemet wrote:
>> (define_insn "*seq_<GPR:mode><GPR2:mode>_seq"
>> [(set (match_operand:GPR2 0 "register_operand" "=d,d,d")
>> (eq:GPR2 (match_operand:GPR 1 "register_operand" "%d,d,d")
>> (match_operand:GPR 2 "reg_imm10_operand" "d,J,YB")))]
>> "ISA_HAS_SEQ_SNE"
>> "@
>> seq\t%0,%1,%2
>> sltiu\t%0,%1,1
>> seqi\t%0,%1,%2"
>
> Did you intentionally separate the d and YB constraints into different
> alternatives (I guess for better documentation) as opposed to just using
> seq for both? (gas can figure out which one to use just like for slt.)
Never mind, I understand now :).
Adam