This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [PATCH, i386]: Fix PR target/36992
- From: "Richard Guenther" <richard dot guenther at gmail dot com>
- To: "Uros Bizjak" <ubizjak at gmail dot com>
- Cc: "GCC Patches" <gcc-patches at gcc dot gnu dot org>
- Date: Sat, 2 Aug 2008 20:54:20 +0200
- Subject: Re: [PATCH, i386]: Fix PR target/36992
- References: <4894AA61.5060508@gmail.com>
On Sat, Aug 2, 2008 at 8:41 PM, Uros Bizjak <ubizjak@gmail.com> wrote:
> Hello!
>
> Attached patch fixes PR target/36992 by adding a SSE reg-reg alternative to
> vec_concatv2di insn patterns, following updated documentation from Intel.
> "movq xmm, xmm" insn fills upper 64bit with zeroes also for reg-reg moves.
"updated documentation"? Are we sure all implementations follow this
updated documentation? I guess a runtime testcase checking this would be
useful ;)
Thanks,
Richard.