This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH] Detect L2 cache size for x86


"Uros Bizjak" <ubizjak@gmail.com> ååæææé:5787cf470803202312k156d4dbbnff0f13b1ff36ff43@mail.gmail.com...
Hello!

>> The attached patch detects automatically the L2 cache size of a host >> x86
>> CPU, following what has already been done for L1 cache. Two schemes >> are
>> utilized in the detection: AMD CPUs will use CPUID function
0x80000006, and
>> Intel CPUs will try both CPUID function 0x2 and 0x80000006.
CPUID function
>> 0x2 is a bit complex to decode and IMHO Intel is unlikely to abandon
>> function 0x80000006 for its future products. By trying both for
Intel we can
>> avoid adding more L2 cache descriptors to the decoding function.


> Ping...

-ENOCHANGELOG, -ENOTESTINFO.



*config/i386/driver-i386.c: Add runtime L2 cache size detection

Patch is bootstrapped and tested on i386-pc-mingw32.

--
Zuxy

Attachment: l2cache.diff
Description: Binary data


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]