This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[patch] sh: Follow spelling conventions.


Hi,

Committed as obvious.

Kazu Hirata

2007-02-19  Kazu Hirata  <kazu@codesourcery.com>

	* config/sh/divtab.c, config/sh/sh.c, config/sh/sh.h,
	config/sh/sh.md: Follow spelling conventions.

Index: config/sh/divtab.c
===================================================================
--- config/sh/divtab.c	(revision 122109)
+++ config/sh/divtab.c	(working copy)
@@ -83,7 +83,7 @@ static double note_defect3 (int val, dou
     }
 }
 
-/* This function assumes 32 bit integers.  */
+/* This function assumes 32-bit integers.  */
 static double
 calc_defect (double x, int constant, int factor)
 {
Index: config/sh/sh.c
===================================================================
--- config/sh/sh.c	(revision 122109)
+++ config/sh/sh.c	(working copy)
@@ -3702,7 +3702,7 @@ broken_move (rtx insn)
       if (GET_CODE (pat) == PARALLEL)
 	pat = XVECEXP (pat, 0, 0);
       if (GET_CODE (pat) == SET
-	  /* We can load any 8 bit value if we don't care what the high
+	  /* We can load any 8-bit value if we don't care what the high
 	     order bits end up as.  */
 	  && GET_MODE (SET_DEST (pat)) != QImode
 	  && (CONSTANT_P (SET_SRC (pat))
@@ -9651,7 +9651,7 @@ struct builtin_description
 
 /* describe number and signedness of arguments; arg[0] == result
    (1: unsigned, 2: signed, 4: don't care, 8: pointer 0: no argument */
-/* 9: 64 bit pointer, 10: 32 bit pointer */
+/* 9: 64-bit pointer, 10: 32-bit pointer */
 static const char signature_args[][4] =
 {
 #define SH_BLTIN_V2SI2 0
Index: config/sh/sh.h
===================================================================
--- config/sh/sh.h	(revision 122109)
+++ config/sh/sh.h	(working copy)
@@ -1550,8 +1550,8 @@ extern enum reg_class reg_class_from_let
     Bsc: SCRATCH - for the scratch register in movsi_ie in the
 	 fldi0 / fldi0 cases
    C: Constants other than only CONST_INT (constraint len == 3)
-    Css: signed 16 bit constant, literal or symbolic
-    Csu: unsigned 16 bit constant, literal or symbolic
+    Css: signed 16-bit constant, literal or symbolic
+    Csu: unsigned 16-bit constant, literal or symbolic
     Csy: label or symbol
     Cpg: non-explicit constants that can be directly loaded into a general
 	 purpose register in PIC code.  like 's' except we don't allow
Index: config/sh/sh.md
===================================================================
--- config/sh/sh.md	(revision 122109)
+++ config/sh/sh.md	(working copy)
@@ -206,7 +206,7 @@ (define_attr "pipe_model" "sh1,sh4,sh5me
 ;; store	to memory
 ;; fstore	floating point register to memory
 ;; move		general purpose register to register
-;; movi8	8 bit immediate to general purpose register
+;; movi8	8-bit immediate to general purpose register
 ;; mt_group	other sh4 mt instructions
 ;; fmove	register to register, floating point
 ;; smpy		word precision integer multiply
@@ -263,7 +263,7 @@ (define_attr "pipe_model" "sh1,sh4,sh5me
 ;; store_media	SHmedia general register store instructions
 ;; mcmp_media	SHmedia multimedia compare, absolute, saturating ops
 ;; mac_media	SHmedia mac-style fixed point operations
-;; d2mpy_media	SHmedia: two 32 bit integer multiplies
+;; d2mpy_media	SHmedia: two 32-bit integer multiplies
 ;; atrans_media	SHmedia approximate transcendental functions
 ;; ustore_media	SHmedia unaligned stores
 ;; nil		no-op move, will be deleted.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]