This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: -fasm=intel not always suppported
- From: Andrew Pinski <pinskia at physics dot uc dot edu>
- To: mrs at apple dot com (Mike Stump)
- Cc: gcc-patches at gcc dot gnu dot org (gcc-patches at gcc dot gnu dot org Patches), pinskia at physics dot uc dot edu (Andrew Pinski)
- Date: Tue, 15 Nov 2005 15:23:25 -0500 (EST)
- Subject: Re: -fasm=intel not always suppported
>
> On Nov 15, 2005, at 11:57 AM, Andrew Pinski wrote:
> > It has been rejected at least twice before and already has
> > been said it will never be accepted.
>
> I have secured approval in concept of two GWP people, if the code
> manages to meet their requirements. I don't see any reason that that
> cannot be done.
It will never work on for an example of s390, arm, hppa, ia64, etc.
Some of those are the primary targets so you are saying this feature
will only work on two targets.
Also this discussion should have take place in public as shown above
it does not work for all targets.
> You can check testsuite/gcc.apple/asm-block-13.[Cc] for examples that
> do work, should cover most instructions with quite a few of the
> addressing modes as well.
New instruction which I just made up:
tsains which takes two operands, one is the top of the fp stack and another
is a SSE register, there is no way currently in your model to support this
except to release a new GCC.
The correct way of implementing this would be create a file which is read
in for the targets at compile time.
This would make it easier to support more targets faster instead of changing
the target macros. Also if I look at the Apple branch I notice a lot of
if TARGET_I386 inside stuff like c-decl.c and such which is just wrong.
-- Pinski