This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re-enable scheduling for the K6


Hi Honza,

This patch from a couple of months ago disabled scheduling for the K6:

2004-09-13  Jan Hubicka  <jh@suse.cz>

        * i386.c (x86_schedule): New global variable.
        (override_options): Disable scheduling when not supported.
        * i386.h (x86_schedule): Declare.
        (TARGET_SCHEDULE): New macro

In override_options () we do,

  /* When scheduling description is not available, disable scheduler pass so it
     won't slow down the compilation and make x87 code slower.  */
  if (!TARGET_SCHEDULE)
    flag_schedule_insns_after_reload = flag_schedule_insns = 0;

and TARGET_SCHEDULE was defined as,

const int x86_schedule = m_PPRO | m_ATHLON_K8 | m_K8 | m_PENT;

So scheduling is disabled if the target is K6.  Looks like a typo
because m_ATHLON_K8 already implies m_K8 - perhaps you wanted to say
m_K6 there?

I can't test this, because I don't have a K6 :-/

Gr.
Steven


	* i386.c (x86_schedule): Fix typo to re-enable K6 scheduling.

Index: i386.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/i386/i386.c,v
retrieving revision 1.738
diff -c -3 -p -r1.738 i386.c
*** i386.c	14 Nov 2004 00:38:32 -0000	1.738
--- i386.c	14 Nov 2004 15:57:12 -0000
*************** const int x86_ext_80387_constants = m_K6
*** 578,584 ****
  /* Some CPU cores are not able to predict more than 4 branch instructions in
     the 16 byte window.  */
  const int x86_four_jump_limit = m_PPRO | m_ATHLON_K8 | m_PENT4 | m_NOCONA;
! const int x86_schedule = m_PPRO | m_ATHLON_K8 | m_K8 | m_PENT;
  
  /* In case the average insn count for single function invocation is
     lower than this constant, emit fast (but longer) prologue and
--- 578,584 ----
  /* Some CPU cores are not able to predict more than 4 branch instructions in
     the 16 byte window.  */
  const int x86_four_jump_limit = m_PPRO | m_ATHLON_K8 | m_PENT4 | m_NOCONA;
! const int x86_schedule = m_PPRO | m_ATHLON_K8 | m_K6 | m_PENT;
  
  /* In case the average insn count for single function invocation is
     lower than this constant, emit fast (but longer) prologue and


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]