This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
[wwwdocs] RFA: changes for ia64
- From: Vladimir Makarov <vmakarov at toomany dot toronto dot redhat dot com>
- To: gcc-patches at gcc dot gnu dot org
- Date: Tue, 6 Jan 2004 18:14:36 -0500
- Subject: [wwwdocs] RFA: changes for ia64
I'd like to commit the following patch describing some changes after
gcc-3.3 for ia64.
Vlad
Index: htdocs/gcc-3.4/changes.html
===================================================================
RCS file: /cvs/gcc/wwwdocs/htdocs/gcc-3.4/changes.html,v
retrieving revision 1.83
diff -c -p -r1.83 changes.html
*** htdocs/gcc-3.4/changes.html 5 Jan 2004 22:23:57 -0000 1.83
--- htdocs/gcc-3.4/changes.html 6 Jan 2004 23:12:54 -0000
***************
*** 509,514 ****
--- 509,534 ----
<li>Further small performance improvements.</li>
</ul>
+ <h4>IA-64</h4>
+ <ul>
+ <li>Tuning code for the Intel's Itanium 2 processor has been
+ added. The generation of code tunned for Itanium 2 (flag
+ <code>-mtune=itanium2</code>) is enabled by default now. To
+ generate code tunned for Itanium 1 the flag
+ <code>-mtune=itanium1</code> should be used.</li>
+
+ <li>The <a
+ href="http://gcc.gnu.org/onlinedocs/gccint/Processor-pipeline-description.html";>DFA
+ processor pipeline descriptions</a> for the IA-64 processors
+ have been added. It resulted in about 3% improvement of
+ SPECInt2000 benchmark for Itanium 2.</li>
+
+ <li>Instruction bundling for the IA-64 processors has been
+ rewritten using the DFA pipeline hazard recognizer. It
+ resulted in about 60% compiler speedup on the SPECInt2000 C
+ programs.</li>
+ </ul>
+
<h4>M32R</h4>
<ul>
<li>Support for the M32R/2 processor has been added by Renesas.</li>