This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[patch] config/s*: Fix comment typos.


Hi,

Attached is a patch to fix comment typos.  Committed as obvious.

Kazu Hirata

2003-07-03  Kazu Hirata  <kazu@cs.umass.edu>

	* config/s390/2064.md: Fix comment typos.
	* config/s390/2084.md: Likewise.
	* config/s390/s390.c: Likewise.
	* config/s390/s390.md: Likewise.
	* config/sh/sh.c: Likewise.
	* config/sh/sh.h: Likewise.
	* config/sh/sh.md: Likewise.
	* config/sparc/sparc.c: Likewise.
	* config/sparc/sparc.h: Likewise.
	* config/sparc/sparc.md: Likewise.
	* config/stormy16/stormy16.c: Likewise.
	* config/stormy16/stormy16.h: Likewise.
	* config/stormy16/stormy-abi: Fix a typo.

Index: config/s390/2064.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/s390/2064.md,v
retrieving revision 1.3
diff -u -r1.3 2064.md
--- config/s390/2064.md	22 Jan 2003 14:40:05 -0000	1.3
+++ config/s390/2064.md	3 Jul 2003 16:10:54 -0000
@@ -98,11 +98,11 @@
 
 ;;
 ;; s390_agen_dep_p returns 1, if a register is set in the 
-;; first insn and used in the dependend insn to form a address.
+;; first insn and used in the dependent insn to form a address.
 ;;
 
 ;;
-;; If a intruction uses a register to address memory, it needs
+;; If an instruction uses a register to address memory, it needs
 ;; to be set 5 cycles in advance.
 ;; 
 
Index: config/s390/2084.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/s390/2084.md,v
retrieving revision 1.1
diff -u -r1.1 2084.md
--- config/s390/2084.md	30 Jun 2003 22:01:00 -0000	1.1
+++ config/s390/2084.md	3 Jul 2003 16:10:54 -0000
@@ -209,11 +209,11 @@
 
 ;;
 ;; s390_agen_dep_p returns 1, if a register is set in the 
-;; first insn and used in the dependend insn to form a address.
+;; first insn and used in the dependent insn to form a address.
 ;;
 
 ;;
-;; If a intruction uses a register to address memory, it needs
+;; If an instruction uses a register to address memory, it needs
 ;; to be set 5 cycles in advance.
 ;; 
 
Index: config/s390/s390.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/s390/s390.c,v
retrieving revision 1.100
diff -u -r1.100 s390.c
--- config/s390/s390.c	30 Jun 2003 22:06:41 -0000	1.100
+++ config/s390/s390.c	3 Jul 2003 16:10:56 -0000
@@ -896,7 +896,7 @@
   if (FP_REG_P (src) || FP_REG_P (dst))
     return false;
 
-  /* We don't need to split if operands are directly accessable.  */
+  /* We don't need to split if operands are directly accessible.  */
   if (s_operand (src, mode) || s_operand (dst, mode))
     return false;
 
@@ -5645,7 +5645,7 @@
 	  insn = emit_insn (gen_move_insn (temp_reg, stack_pointer_rtx));
 	}
       
-      /* Substract frame size from stack pointer.  */
+      /* Subtract frame size from stack pointer.  */
 
       if (DISP_IN_RANGE (INTVAL (frame_off)))
 	{
Index: config/s390/s390.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/s390/s390.md,v
retrieving revision 1.59
diff -u -r1.59 s390.md
--- config/s390/s390.md	30 Jun 2003 22:06:41 -0000	1.59
+++ config/s390/s390.md	3 Jul 2003 16:10:58 -0000
@@ -3002,9 +3002,9 @@
 
 
 ;;
-;; ARITHMETRIC OPERATIONS
+;; ARITHMETIC OPERATIONS
 ;;
-;  arithmetric operations set the ConditionCode,
+;  arithmetic operations set the ConditionCode,
 ;  because of unpredictable Bits in Register for Halfword and Byte
 ;  the ConditionCode can be set wrong in operations for Halfword and Byte
 
Index: config/sh/sh.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sh/sh.c,v
retrieving revision 1.227
diff -u -r1.227 sh.c
--- config/sh/sh.c	27 Jun 2003 09:49:43 -0000	1.227
+++ config/sh/sh.c	3 Jul 2003 16:11:01 -0000
@@ -379,7 +379,7 @@
    ','  print LOCAL_LABEL_PREFIX
    '@'  print trap, rte or rts depending upon pragma interruptness
    '#'  output a nop if there is nothing to put in the delay slot
-   '''  print likelyhood suffix (/u for unlikely).
+   '''  print likelihood suffix (/u for unlikely).
    'O'  print a constant without the #
    'R'  print the LSW of a dp value - changes if in little endian
    'S'  print the MSW of a dp value - changes if in little endian
@@ -3557,7 +3557,7 @@
     jump = emit_jump_insn_after (gen_return (), insn);
   /* Emit a barrier so that reorg knows that any following instructions
      are not reachable via a fall-through path.
-     But don't do this when not optimizing, since we wouldn't supress the
+     But don't do this when not optimizing, since we wouldn't suppress the
      alignment for the barrier then, and could end up with out-of-range
      pc-relative loads.  */
   if (optimize)
Index: config/sh/sh.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sh/sh.h,v
retrieving revision 1.215
diff -u -r1.215 sh.h
--- config/sh/sh.h	24 Jun 2003 17:22:05 -0000	1.215
+++ config/sh/sh.h	3 Jul 2003 16:11:04 -0000
@@ -634,7 +634,7 @@
 /* get_mode_alignment assumes complex values are always held in multiple
    registers, but that is not the case on the SH; CQImode and CHImode are
    held in a single integer register.  SH5 also holds CSImode and SCmode
-   values in integer regsters.  This is relevant for argument passing on
+   values in integer registers.  This is relevant for argument passing on
    SHcompact as we use a stack temp in order to pass CSImode by reference.  */
 #define LOCAL_ALIGNMENT(TYPE, ALIGN) \
   ((GET_MODE_CLASS (TYPE_MODE (TYPE)) == MODE_COMPLEX_INT \
@@ -1359,7 +1359,7 @@
    unused CONST_INT constraint letters: LO
    unused EXTRA_CONSTRAINT letters: D T U Y */
 
-#if 1 /* check that the transistion went well.  */
+#if 1 /* check that the transition went well.  */
 #define CONSTRAINT_LEN(C,STR) \
   (((C) == 'L' || (C) == 'O' || (C) == 'D' || (C) == 'T' || (C) == 'U' \
     || (C) == 'Y' \
Index: config/sh/sh.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sh/sh.md,v
retrieving revision 1.152
diff -u -r1.152 sh.md
--- config/sh/sh.md	26 Jun 2003 09:35:07 -0000	1.152
+++ config/sh/sh.md	3 Jul 2003 16:11:07 -0000
@@ -3002,8 +3002,8 @@
     operands[1] = XEXP (operands[1], 0);
 }")
 
-;; ??? when a truncated input to a zero_extrend is reloaded, reload will
-;; reload the entrire truncate expression.
+;; ??? when a truncated input to a zero_extend is reloaded, reload will
+;; reload the entire truncate expression.
 (define_insn_and_split "*loaddi_trunc"
   [(set (match_operand 0 "int_gpr_dest" "=r")
 	(truncate (match_operand:DI 1 "memory_operand" "m")))]
Index: config/sparc/sparc.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sparc/sparc.c,v
retrieving revision 1.251
diff -u -r1.251 sparc.c
--- config/sparc/sparc.c	27 Jun 2003 09:49:44 -0000	1.251
+++ config/sparc/sparc.c	3 Jul 2003 16:11:10 -0000
@@ -1368,7 +1368,7 @@
 
 
 /* We know it can't be done in one insn when we get here,
-   the movsi expander guarentees this.  */
+   the movsi expander guarantees this.  */
 void
 sparc_emit_set_const32 (op0, op1)
      rtx op0;
@@ -4552,7 +4552,7 @@
 	PARAMS ((tree, enum machine_mode, int, int, int));
 
 /* A subroutine of function_arg_record_value.  Traverse the structure
-   recusively and determine how many registers will be required.  */
+   recursively and determine how many registers will be required.  */
 
 static void
 function_arg_record_value_1 (type, startbitpos, parms)
@@ -4959,7 +4959,7 @@
 
 	     This is due to locate_and_pad_parm being called in
 	     expand_call whenever reg_parm_stack_space > 0, which
-	     while benefical to our example here, would seem to be
+	     while beneficial to our example here, would seem to be
 	     in error from what had been intended.  Ho hum...  -- r~ */
 #endif
 	    return reg;
@@ -6131,7 +6131,7 @@
 }
 
 /* Return 1 if x and y are some kind of REG and they refer to
-   different hard registers.  This test is guarenteed to be
+   different hard registers.  This test is guaranteed to be
    run after reload.  */
 
 int
Index: config/sparc/sparc.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sparc/sparc.h,v
retrieving revision 1.230
diff -u -r1.230 sparc.h
--- config/sparc/sparc.h	19 Jun 2003 21:47:24 -0000	1.230
+++ config/sparc/sparc.h	3 Jul 2003 16:11:12 -0000
@@ -26,7 +26,7 @@
    whatever definitions are necessary.  */
 
 /* Target CPU builtins.  FIXME: Defining sparc is for the benefit of
-   Solaris only; otheriwse just define __sparc__.  Sadly the headers
+   Solaris only; otherwise just define __sparc__.  Sadly the headers
    are such a mess there is no Solaris-specific header.  */
 #define TARGET_CPU_CPP_BUILTINS()		\
   do						\
@@ -1043,7 +1043,7 @@
       : (GET_MODE_SIZE (MODE) + 3) / 4)					\
    : ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD))
 
-/* Due to the ARCH64 descrepancy above we must override this next
+/* Due to the ARCH64 discrepancy above we must override this next
    macro too.  */
 #define REGMODE_NATURAL_SIZE(MODE) \
   ((TARGET_ARCH64 && FLOAT_MODE_P (MODE)) ? 4 : UNITS_PER_WORD)
@@ -1278,7 +1278,7 @@
 
    We know in this case that we will not end up with a leaf function.
 
-   The register allocater is given the global and out registers first
+   The register allocator is given the global and out registers first
    because these registers are call clobbered and thus less useful to
    global register allocation.
 
Index: config/sparc/sparc.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sparc/sparc.md,v
retrieving revision 1.188
diff -u -r1.188 sparc.md
--- config/sparc/sparc.md	17 Jun 2003 00:39:21 -0000	1.188
+++ config/sparc/sparc.md	3 Jul 2003 16:11:14 -0000
@@ -3201,7 +3201,7 @@
                                                    operands[1]));
     }
 
-  /* Handle MEM cases first, note that only v9 guarentees
+  /* Handle MEM cases first, note that only v9 guarantees
      full 16-byte alignment for quads.  */
   if (GET_CODE (operands[0]) == MEM)
     {
@@ -7771,7 +7771,7 @@
 
 ;; For __builtin_setjmp we need to flush register windows iff the function
 ;; calls alloca as well, because otherwise the register window might be
-;; saved after %sp adjustement and thus setjmp would crash
+;; saved after %sp adjustment and thus setjmp would crash
 (define_expand "builtin_setjmp_setup"
   [(match_operand 0 "register_operand" "r")]
   ""
Index: config/stormy16/stormy-abi
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/stormy16/stormy-abi,v
retrieving revision 1.8
diff -u -r1.8 stormy-abi
--- config/stormy16/stormy-abi	21 May 2003 13:53:04 -0000	1.8
+++ config/stormy16/stormy-abi	3 Jul 2003 16:11:14 -0000
@@ -162,6 +162,6 @@
 computation perfomed in the 'Calculation' column is ignored.
 'signed' means that the overflow is only reported if it happens when
 the values are treated as signed quantities.  'unsigned' is the same,
-except that the values are treated as unsigned qunatities.  'either'
+except that the values are treated as unsigned quantities.  'either'
 means that overflow is reported for either signed or unsigned
 overflow.
Index: config/stormy16/stormy16.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/stormy16/stormy16.c,v
retrieving revision 1.47
diff -u -r1.47 stormy16.c
--- config/stormy16/stormy16.c	10 Jun 2003 16:32:53 -0000	1.47
+++ config/stormy16/stormy16.c	3 Jul 2003 16:11:16 -0000
@@ -729,7 +729,7 @@
 	  && ! xstormy16_extra_constraint_p (op, 'R'));
 }
 
-/* Splitter for the 'move' patterns, for modes not directly implemeted
+/* Splitter for the 'move' patterns, for modes not directly implemented
    by hardware.  Emit insns to copy a value of mode MODE from SRC to
    DEST.
 
Index: config/stormy16/stormy16.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/stormy16/stormy16.h,v
retrieving revision 1.78
diff -u -r1.78 stormy16.h
--- config/stormy16/stormy16.h	11 Jun 2003 17:52:41 -0000	1.78
+++ config/stormy16/stormy16.h	3 Jul 2003 16:11:16 -0000
@@ -496,7 +496,7 @@
   if (! SECOND_TIME) \
     xstormy16_setup_incoming_varargs (ARGS_SO_FAR, MODE, TYPE, & PRETEND_ARGS_SIZE)
 
-/* Build up the stdarg/varargs va_list type tree, assinging it to NODE.  If not
+/* Build up the stdarg/varargs va_list type tree, assigning it to NODE.  If not
    defined, it is assumed that va_list is a void * pointer.  */
 #define BUILD_VA_LIST_TYPE(NODE) \
   ((NODE) = xstormy16_build_va_list ())


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]