This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: 128 bit floats on PA64
- From: "John David Anglin" <dave at hiauly1 dot hia dot nrc dot ca>
- To: law at redhat dot com
- Cc: sje at cup dot hp dot com, gcc-patches at gcc dot gnu dot org
- Date: Fri, 6 Sep 2002 00:57:09 -0400 (EDT)
- Subject: Re: 128 bit floats on PA64
> Is it really a win to do them inline? Presumably you're not talking about
> using the quad precision in the ISA (which no processor actually implements),
> but open-coding them operation using a series of double-precision ops.
Hmmm, based on a sample of one, you appear to be correct that this
is not implemented. So, I have to agree that there is no point in doing
this inline.
Thanks,
Dave
--
J. David Anglin dave.anglin@nrc.ca
National Research Council of Canada (613) 990-0752 (FAX: 952-6605)