This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

canonicalize `-bit' and ` bits'


Howdy,

The documentation seems to have standardized on `32-bit',
`64-bit', `32 bits', and `64 bits'.  The following patch
eliminates the few deviations.  Passed `make info' and `make
dvi', OK to commit?

Matt

	* install.texi: Change ` bit' to `-bit'.
	* md.texi: Change `-bits' to `-bit'.
	* tm.texi:Change `-bits' to ` bits'.

Index: gcc/doc/install.texi
===================================================================
RCS file: /cvs/gcc/gcc/gcc/doc/install.texi,v
retrieving revision 1.125
diff -c -3 -r1.125 install.texi
*** gcc/doc/install.texi	15 Jun 2002 17:31:31 -0000	1.125
--- gcc/doc/install.texi	27 Jun 2002 17:01:21 -0000
***************
*** 2693,2699 ****
  GCC does not correctly pass/return structures which are
  smaller than 16 bytes and which are not 8 bytes.  The problem is very
  involved and difficult to fix.  It affects a number of other targets also,
! but IRIX 6 is affected the most, because it is a 64 bit target, and 4 byte
  structures are common.  The exact problem is that structures are being padded
  at the wrong end, e.g.@: a 4 byte structure is loaded into the lower 4 bytes
  of the register when it should be loaded into the upper 4 bytes of the
--- 2693,2699 ----
  GCC does not correctly pass/return structures which are
  smaller than 16 bytes and which are not 8 bytes.  The problem is very
  involved and difficult to fix.  It affects a number of other targets also,
! but IRIX 6 is affected the most, because it is a 64-bit target, and 4 byte
  structures are common.  The exact problem is that structures are being padded
  at the wrong end, e.g.@: a 4 byte structure is loaded into the lower 4 bytes
  of the register when it should be loaded into the upper 4 bytes of the
***************
*** 2843,2849 ****
  <hr>
  @end html
  @heading @anchor{s390x-*-linux*}s390x-*-linux*
! zSeries system (64 Bit) running Linux for zSeries@.
  
  @html
  </p>
--- 2843,2849 ----
  <hr>
  @end html
  @heading @anchor{s390x-*-linux*}s390x-*-linux*
! zSeries system (64-bit) running Linux for zSeries@.
  
  @html
  </p>
***************
*** 3124,3130 ****
  </p>
  <hr>
  @end html
! @heading @anchor{windows}Microsoft Windows (32 bit)
  
  A port of GCC 2.95.x is included with the
  @uref{http://www.cygwin.com/,,Cygwin environment}.
--- 3124,3130 ----
  </p>
  <hr>
  @end html
! @heading @anchor{windows}Microsoft Windows (32-bit)
  
  A port of GCC 2.95.x is included with the
  @uref{http://www.cygwin.com/,,Cygwin environment}.
Index: gcc/doc/md.texi
===================================================================
RCS file: /cvs/gcc/gcc/gcc/doc/md.texi,v
retrieving revision 1.42
diff -c -3 -r1.42 md.texi
*** gcc/doc/md.texi	18 Jun 2002 16:18:23 -0000	1.42
--- gcc/doc/md.texi	27 Jun 2002 17:01:22 -0000
***************
*** 1932,1938 ****
  
  @item N
  Same as @samp{K}, except that it verifies that bits that are not in the
! lower 32-bits range are all zero.  Must be used instead of @samp{K} for
  modes wider than @code{SImode}
  
  @item G
--- 1932,1938 ----
  
  @item N
  Same as @samp{K}, except that it verifies that bits that are not in the
! lower 32-bit range are all zero.  Must be used instead of @samp{K} for
  modes wider than @code{SImode}
  
  @item G
Index: gcc/doc/tm.texi
===================================================================
RCS file: /cvs/gcc/gcc/gcc/doc/tm.texi,v
retrieving revision 1.142
diff -c -3 -r1.142 tm.texi
*** gcc/doc/tm.texi	24 Jun 2002 16:45:18 -0000	1.142
--- gcc/doc/tm.texi	27 Jun 2002 17:01:23 -0000
***************
*** 2550,2558 ****
  @code{CLASS_CANNOT_CHANGE_MODE}, the requested mode punning is invalid.
  
  For the example, loading 32-bit integer or floating-point objects into
! floating-point registers on the Alpha extends them to 64-bits.
  Therefore loading a 64-bit object and then storing it as a 32-bit object
! does not store the low-order 32-bits, as would be the case for a normal
  register.  Therefore, @file{alpha.h} defines @code{CLASS_CANNOT_CHANGE_MODE}
  as @code{FLOAT_REGS} and @code{CLASS_CANNOT_CHANGE_MODE_P} restricts
  mode changes to same-size modes.
--- 2550,2558 ----
  @code{CLASS_CANNOT_CHANGE_MODE}, the requested mode punning is invalid.
  
  For the example, loading 32-bit integer or floating-point objects into
! floating-point registers on the Alpha extends them to 64 bits.
  Therefore loading a 64-bit object and then storing it as a 32-bit object
! does not store the low-order 32 bits, as would be the case for a normal
  register.  Therefore, @file{alpha.h} defines @code{CLASS_CANNOT_CHANGE_MODE}
  as @code{FLOAT_REGS} and @code{CLASS_CANNOT_CHANGE_MODE_P} restricts
  mode changes to same-size modes.

Attachment: msg02171/pgp00000.pgp
Description: PGP signature


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]