This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]

Re: PATCH: Fix 20000724-1.c


On 30-Apr-2001, Mark Mitchell <mark@codesourcery.com> wrote:
> 
> ! instruction.)  In addition, GCC will not reschedule instructions
> ! across a volatile @code{asm} instruction.  For example:
> ! 
> ! @example
> ! (volatile int *)addr = foo;

That should be

    *(volatile int *)addr = foo;
    ^

> ! asm volatile ("eieio" : : );
> ! @end example
> ! 
> ! @noindent 
> ! Assume @code{addr} contains the address of a memory mapped device
> ! register.  The PowerPC @code{eieio} instruction (Enforce In-order
> ! Execution of I/O) tells the cpu to make sure that the store to that
> ! device register happens before it issues any other I/O.

-- 
Fergus Henderson <fjh@cs.mu.oz.au>  |  "I have always known that the pursuit
                                    |  of excellence is a lethal habit"
WWW: <http://www.cs.mu.oz.au/~fjh>  |     -- the last words of T. S. Garp.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]