This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]

Re: patch for volatile/immediate comparison


> I'm not familiar with the Intel cost of the intructions, but there are some 
> architectures where loading a register and doing the comparison is more 
> expensive that directly doing the comparison with the memory (if the value is 
> not reused after) (at least to all non-risk machines allowing memory 
> operations).

I have located the Intel Architecture Optimization manual and uploaded 
it to:

ftp://shell14.ba.best.com/pub.t/tm2/Intel_Arch_Opt.pdf

for easy perusal.

Most of the items I mentioned before are covered in the section 3.6.2.4
"Restrictions on Pair Execution". They use the "add reg, mem" example
instead of the increment mem example, but it's functionally the same problem.

Toshi



Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]