This is the mail archive of the gcc-help@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: Binary compatibility - Xeon & Opteron

From: "Kevin P. Fleming" <kpfleming at starnetworks dot us>
To: MSX to GCC <gcc-help at gcc dot gnu dot org>
Date: Mon, 31 Oct 2005 19:16:15 -0600
Subject: Re: Binary compatibility - Xeon & Opteron
References: <6096959DEF5C9447A6BF80BDC7EB9EDCE32CF9@SBOSEXMB1.amd.com>

Meissner, Michael wrote:

Note all of the Linux 64-bit distributions only ship one set of
binaries, so the code generated by the compilers is the same.  There is
at least one instruction (cmpxcg16) that Intel has that AMD doesn't, but
the compiler doesn't generate it.

However, using GCC 4.x and optimizing for 'k8' vs. 'nocona' can make a noticeable performance difference. The resulting code may run on both sorts of CPUs, but the instruction scheduling is apparently quite different.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]