This is the mail archive of the
gcc-cvs@gcc.gnu.org
mailing list for the GCC project.
gcc/gcc ChangeLog config.gcc config/i386/i386. ...
- From: hjl at gcc dot gnu dot org
- To: gcc-cvs at gcc dot gnu dot org
- Date: 4 Nov 2003 17:25:13 -0000
- Subject: gcc/gcc ChangeLog config.gcc config/i386/i386. ...
CVSROOT: /cvs/gcc
Module name: gcc
Branch: gcc-3_3-branch
Changes by: hjl@gcc.gnu.org 2003-11-04 17:25:13
Modified files:
gcc : ChangeLog config.gcc
gcc/config/i386: i386.c i386.h i386.md mmintrin.h xmmintrin.h
gcc/doc : extend.texi invoke.texi
Added files:
gcc/config/i386: emmintrin.h pmmintrin.h
Log message:
2003-11-04 H.J. Lu <hongjiu.lu@intel.com>
Backport from 3.4-branch
2003-07-13 Andreas Jaeger <aj@suse.de>
* config.gcc: Add pmmintrin.h for x86_64-*-*.
2003-06-26 H.J. Lu <hongjiu.lu@intel.com>
* config.gcc (extra_headers): Add pmmintrin.h for i[34567]86-*-*.
* config/i386/i386.c (override_options): Turn on MASK_SSE2
for -mpni.
(bdesc_2arg): Add PNI builtins with 2 args.
(bdesc_1arg): Add PNI builtins with 1 arg.
(ix86_init_mmx_sse_builtins): Handle PNI builtins.
(ix86_expand_builtin): Likewise.
* config/i386/i386.h (MASK_3DNOW, MASK_3DNOW_A,
MASK_128BIT_LONG_DOUBLE, MASK_64BIT, MASK_MS_BITFIELD_LAYOUT,
MASK_TLS_DIRECT_SEG_REFS): Renumbered.
(TARGET_PNI): New.
(TARGET_SWITCHES): Add -mpni and -mno-pni.
(TARGET_CPU_CPP_BUILTINS): Defined __PNI__ for PNI.
(ix86_builtins): Add PNI builtins.
(config/i386/i386.md): Add PNI patterns.
* config/i386/pmmintrin.h: New file.
* config/i386/i386.c (override_options): Turn on MASK_SSE for
-msse2.
(MASK_SSE1): Removed.
(MASK_SSE164): Removed.
(MASK_SSE264): Removed.
(bdesc_2arg): Replace MASK_SSE1 with MASK_SSE. Replace
MASK_SSE164 with MASK_SSE | MASK_64BIT. Replace MASK_SSE264
with MASK_SSE2 | MASK_64BIT.
(bdesc_1arg): Likewise.
(ix86_init_mmx_sse_builtins): Likewise.
* config/i386/i386.h (TARGET_SSE): Remove MASK_SSE2.
2003-06-20 H.J. Lu <hongjiu.lu@intel.com>
* doc/extend.texi: Document new builtin functions for Intel
Prescott New Intrunctions.
* doc/invoke.texi: Document new command-line options, -mpni and
-mno-pni, for Intel Prescott New Intrunctions.
2003-06-05 H.J. Lu <hongjiu.lu@intel.com>
* config.gcc (extra_headers): Add emmintrin.h for i[34567]86-*-*
and x86_64-*-*.
* config/i386/mmintrin.h: Update version and add alternate
intrinsic names.
* config/i386/xmmintrin.h: Likewise.
* config/i386/xmmintrin.h: Include <emmintrin.h>. Move SSE2
intrinsics to ...
* config/i386/emmintrin.h: Here. New file.
Patches:
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/ChangeLog.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.16114.2.795&r2=1.16114.2.796
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/config.gcc.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.266.2.17&r2=1.266.2.18
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/config/i386/emmintrin.h.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=NONE&r2=1.3.8.1
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/config/i386/pmmintrin.h.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=NONE&r2=1.2.8.1
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/config/i386/i386.c.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.495.2.27&r2=1.495.2.28
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/config/i386/i386.h.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.309.2.9&r2=1.309.2.10
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/config/i386/i386.md.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.404.2.19&r2=1.404.2.20
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/config/i386/mmintrin.h.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.4.4.2&r2=1.4.4.3
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/config/i386/xmmintrin.h.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.19.4.2&r2=1.19.4.3
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/doc/extend.texi.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.109.2.24&r2=1.109.2.25
http://gcc.gnu.org/cgi-bin/cvsweb.cgi/gcc/gcc/doc/invoke.texi.diff?cvsroot=gcc&only_with_tag=gcc-3_3-branch&r1=1.209.2.45&r2=1.209.2.46