This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/69693] Wrong mode is used to load spilled register


https://gcc.gnu.org/bugzilla/show_bug.cgi?id=69693

--- Comment #5 from UroÅ Bizjak <ubizjak at gmail dot com> ---
(In reply to H.J. Lu from comment #4)

> It looks that it is done on purpose.

In this case, our planned transition to generic unaligned SSE loads should
"fix" this issue. The realignment will be necessary only for performance
reasons, not for the correctness. Maybe we should also look if
SLOW_UNALIGNED_ACCESS affects moves that may result in muvups insns.

(However, since movups from unaligned address is slow, I still think that
realignment should be fixed for STV pass).

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]