This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug middle-end/69454] [6 Regression] ix86_expand_prologue internal compiler error: Segmentation fault


https://gcc.gnu.org/bugzilla/show_bug.cgi?id=69454

--- Comment #24 from Ilya Enkovich <ienkovich at gcc dot gnu.org> ---
(In reply to H.J. Lu from comment #23)
> (In reply to Ilya Enkovich from comment #22)
> > (In reply to H.J. Lu from comment #21)
> > > In another word, STV needs 128-bit aligned stack only when it generates
> > > 12-bit vector instructions.
> > 
> > STV never generates such instructions.  But RA may spill SSE registers and
> > aligned moves are used for that.  I actually expected RA to fix-up alignment
> > requirements or even use DI spills/fills (since we never use full register
> > for STV) but it doesn't happen.
> 
> RA should be OK.  We have addressed all RA issues on Linux when we
> implemented stack realignment.  RA should only spill/fill the part
> of registers which is used.

Well, I'll try to just remove alignment code from STV and see what happens.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]