This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/67756] [6 Regression] ICE compiling Linux Kernel fs/namei.c on ARM


https://gcc.gnu.org/bugzilla/show_bug.cgi?id=67756

--- Comment #15 from Bernd Edlinger <bernd.edlinger at hotmail dot de> ---
(In reply to Vladimir Makarov from comment #14)
> (In reply to Bernd Edlinger from comment #5)
> 
> > 
> > My patch from yesterday makes no difference here, but what's funny is,
> > that the set register was originally r138 but now the dump says
> > "set (reg/v:SI 1 r1 [orig:112 ...".
> 
> LRA creates a pseudo for matching reload operands and on the subsequent
> sub-pass assign a hard register to it.  When we create the pseudo it can be
> originated only from one pseudo p138 or p112 (matching pseudo operands). 
> Therefore we have such result.
> 
> It could be fixed but I don't see the efforts needed to spend on this is
> worth to fix this.  This discrepancy exists only between the insn and the
> corresponding output reload.

I agree, that was a bit surprising deja-vu when I looked closely at the dump,
but this alias should not really hurt in deed.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]