This is the mail archive of the
gcc-bugs@gcc.gnu.org
mailing list for the GCC project.
[Bug rtl-optimization/67609] [5/6 Regression] Generates wrong code for SSE2 _mm_load_pd
- From: "ubizjak at gmail dot com" <gcc-bugzilla at gcc dot gnu dot org>
- To: gcc-bugs at gcc dot gnu dot org
- Date: Thu, 17 Sep 2015 19:03:14 +0000
- Subject: [Bug rtl-optimization/67609] [5/6 Regression] Generates wrong code for SSE2 _mm_load_pd
- Auto-submitted: auto-generated
- References: <bug-67609-4 at http dot gcc dot gnu dot org/bugzilla/>
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=67609
UroÅ Bizjak <ubizjak at gmail dot com> changed:
What |Removed |Added
----------------------------------------------------------------------------
Component|target |rtl-optimization
--- Comment #7 from UroÅ Bizjak <ubizjak at gmail dot com> ---
(In reply to Richard Biener from comment #4)
> (In reply to UroÅ Bizjak from comment #3)
> > The doc says:
> >
> > When used as an lvalue, 'subreg' is a word-based accessor.
> > Storing to a 'subreg' modifies all the words of REG that
> > overlap the 'subreg', but it leaves the other words of REG
> > alone.
>
> But UNITS_PER_WORD is 8 so (subreg:DF (TI)) should leave the upper half
> of the TImode register unchanged.
Indeed, and -m32 creates correct code. So, it is register allocator that fails.
Reconfirmed as rtl-optimization problem.