This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/65955] [arm] ICE during movcond_addsi split


https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65955

--- Comment #10 from ktkachov at gcc dot gnu.org ---

> > I can't reproduce it on my cross build with
> > -mthumb/-march=armv7-a/-mfloat-abi=hard/-mfpu=vfpv3-d16 unfortunately
> 
> with checking=yes,rtl?

Ah yes, with --enable-checking=yes,rtl I can reproduce it, and confirm that it
goes away with the patch.
I have posted the patch at
 https://gcc.gnu.org/ml/gcc-patches/2015-05/msg00284.html

Thanks for investigating!


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]