This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/63965] [5 Regression] ICE: in extract_constrain_insn, at recog.c:2230 on ppc64


https://gcc.gnu.org/bugzilla/show_bug.cgi?id=63965

--- Comment #13 from Michael Meissner <meissner at gcc dot gnu.org> ---
Author: meissner
Date: Mon Nov 24 19:27:29 2014
New Revision: 218028

URL: https://gcc.gnu.org/viewcvs?rev=218028&root=gcc&view=rev
Log:
2014-11-24  Michael Meissner  <meissner@linux.vnet.ibm.com>

    PR target/63965
    * config/rs6000/rs6000.c (rs6000_setup_reg_addr_masks): Do not set
    Altivec & -16 mask if the type is not valid for Altivec registers.
    (rs6000_secondary_reload_memory): Add support for ((reg + const) +
    reg) that occurs during push_reload processing.

    * config/rs6000/altivec.md (altivec_mov<mode>): Add instruction
    alternative for moving constant vectors which are easy altivec
    constants to GPRs.  Set the length attribute each of the
    alternatives.


Modified:
    trunk/gcc/ChangeLog
    trunk/gcc/config/rs6000/altivec.md
    trunk/gcc/config/rs6000/rs6000.c


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]