This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/48053] ICE in in build_int_cst_wide, when building cpu2000 galgel/equake/ammp/fma3d/sixtrack


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=48053

--- Comment #6 from Michael Meissner <meissner at gcc dot gnu.org> 2011-03-14 19:37:14 UTC ---
Created attachment 23654
  --> http://gcc.gnu.org/bugzilla/attachment.cgi?id=23654
Patch to fix 32-bit error on splititng loading 0 into VSX register

After this patch was installed, it was discovered that in 32-bit if the
compiler decides to load 0 into a VSX register, the compiler will complain when
it tries to split the load into two separate insns (for each gpr), and it can't
allocate a temporary GPR after reload.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]