This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug c/36370] Is the sse2 psrlq insn accessible ?



------- Comment #6 from Emmanuel dot Thome at inria dot fr  2008-05-29 14:49 -------
(In reply to comment #5)
> Please note that psrlq doesn't implement x[N] << y[N] shift, but x[N] << y
> shift. That is, all elements are shifted by the same value. Please see Intel
> instruction reference.

yeah, I know. Only the low word gives the shift count.

> Also, psrlq doesn't support memory operands.

It does (for the shift count). Or my AMD doc is bogus.

E.


-- 

Emmanuel dot Thome at inria dot fr changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
          Component|target                      |c


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=36370


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]