This is the mail archive of the
gcc-bugs@gcc.gnu.org
mailing list for the GCC project.
[Bug target/27842] Miscompile of Altivec vec_abs (float) inside loop
- From: "uweigand at gcc dot gnu dot org" <gcc-bugzilla at gcc dot gnu dot org>
- To: gcc-bugs at gcc dot gnu dot org
- Date: 31 May 2006 16:59:05 -0000
- Subject: [Bug target/27842] Miscompile of Altivec vec_abs (float) inside loop
- References: <bug-27842-1501@http.gcc.gnu.org/bugzilla/>
- Reply-to: gcc-bugzilla at gcc dot gnu dot org
------- Comment #2 from uweigand at gcc dot gnu dot org 2006-05-31 16:59 -------
I'm not sure (subreg:SF (const_int)) is canonical RTL, I haven't seen
subregs of anything but REG or MEM.
In any case, I don't really see what this would buy us over an UNSPEC -- will
the generic simplifier be able to evaluate this by re-interpreting the bit
pattern
as float according to the target representation?
--
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=27842