This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/26778] GCC4 moves the result of a conditional block through inadequate registers



------- Comment #1 from rguenth at gcc dot gnu dot org  2006-03-21 13:13 -------
I believe this is fallout from some of the regstack changes.  It does indeed
look a bit silly.  But using the *ps variants on an SSE1 target is ok - the xmm
registers are just used as temporary storage.

This one

        movlps  -16(%ebp), %xmm1
        movaps  %xmm1, %xmm0

is a regalloc issue.  Btw. -O1 -march=pentium3 is enough to see it.


-- 

rguenth at gcc dot gnu dot org changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|UNCONFIRMED                 |NEW
          Component|middle-end                  |target
     Ever Confirmed|0                           |1
           Keywords|                            |missed-optimization
   Last reconfirmed|0000-00-00 00:00:00         |2006-03-21 13:13:25
               date|                            |


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=26778


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]