This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug optimization/11864] [3.3/3.4 regression] miscompiles zero extention and test


------- Additional Comments From amylaar at gcc dot gnu dot org  2004-01-15 17:52 -------
reload_cse_simplify_operands changes a (mem:qi ..) source into a (reg:qi ..).
The source register was set with an SImode set to 0x0000ff00, and the
destination register is used in a SImode equality comparison to zero.
LOAD_EXTEND_OP is SIGN_EXTEND for QImode for this target, hence only
the lower 8 bits of the value should be tested.  Thus, the replacement by
reload_cse_simplify_operands is invalid.  This bug potentially affects all
targets that define LOAD_EXTEND_OP.

-- 
           What    |Removed                     |Added
----------------------------------------------------------------------------
          Component|target                      |optimization


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=11864


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]