This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/10412] Renesas SH - Incorrect code generation


PLEASE REPLY TO gcc-bugzilla@gcc.gnu.org ONLY, *NOT* gcc-bugs@gcc.gnu.org.

http://gcc.gnu.org/bugzilla/show_bug.cgi?id=10412



------- Additional Comments From aoliva at redhat dot com  2003-06-26 07:36 -------
Subject: Re:  Renesas SH - Incorrect code generation

On Jun 26, 2003, "Dhananjay R. Deshpande" <dhananjayd@KPITCummins.com> wrote:

> Both registers are marked as FIXED but are still allocated in reload
> stage.

This seems wrong.  Any idea of why that is so?


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]