This is the mail archive of the
gcc-bugs@gcc.gnu.org
mailing list for the GCC project.
target/9757: Gcc should use swp instruction in ARM targets
- From: gertom at rgai dot hu
- To: gcc-gnats at gcc dot gnu dot org
- Date: 19 Feb 2003 16:50:44 -0000
- Subject: target/9757: Gcc should use swp instruction in ARM targets
- Reply-to: gertom at rgai dot hu
>Number: 9757
>Category: target
>Synopsis: Gcc should use swp instruction in ARM targets
>Confidential: no
>Severity: non-critical
>Priority: medium
>Responsible: unassigned
>State: open
>Class: pessimizes-code
>Submitter-Id: net
>Arrival-Date: Wed Feb 19 16:56:00 UTC 2003
>Closed-Date:
>Last-Modified:
>Originator: Tamás Gergely
>Release: gcc version 3.3 20030210 (prerelease)
>Organization:
>Environment:
BUILD & HOST: Linux 2.4.20 i686 unknown
TARGET: arm-unknown-elf
>Description:
Swp instruction is not used at all in ARM target. Subsequent "LDR rA, [rB]; STR rC, [rB];" instructions could be done with one swp instruction: "SWP rA, rC, [rB]" if rA!=rC. The swp also works, and exchanges register and memory content, if rA=rC.
>How-To-Repeat:
>Fix:
arm.md should be extended?
>Release-Note:
>Audit-Trail:
>Unformatted: