This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: bug with instruction set

"MASSON François" <tereutes@freesurf.fr> writes:

> hello,
> I have an Athlon-4 (6.4.4 also knows as A9 rev by AMD), and when I chose
> this procesor target (-march=athlon-4) gcc-3.2 uses SSE instructions which
> aren't supported by Athlon-4.
>
> Ans as far as I know, Athlon-4 isn't supposed to handle SSE (as a proof,
> I got Illegal Instruction error, on cvtsi2ss ).
>
> I found 2 temporary fix: use of athlon-tbird arch or -mno-sse flag. Which
> is the best ?

Use athlon-tbird.

AFAIR the Athlon 4s should have SSE but some older BIOS versions did
not enable it.

Andreas
-- 
 Andreas Jaeger
  SuSE Labs aj@suse.de
   private aj@arthur.inka.de
    http://www.suse.de/~aj
Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]